
App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris

Att'y: Mark Zagorin (512)338-6300







REPLACEMENT SHEET




FIG. 2

Pin	Signal Name	Pin	Signal Name
1	MA[9]	41	RA[21]
2	VSS	42	RA[20]
3	CD IRQ		SD[0]
4	MA[8]		SD[15]
5	MA[7]	45	VSS
6	MA[6]	46	DRQ[0]
7	CD_DRQ	47	SD[1]
8	VSS	48	SD[14]
9	MA[5]	49	VCC
10	MA[4]		DAK[0]#
11	CD DAK#		SD[2]
	MA[3]	52	SD[13]
	MA[2]	53	VSS
	VCC	54	IRQ[3]
	CD CS#	55	SD[3]
	MA[1]	56	SD[12]
	MA[0]	57	VCC "
	BKSEL[3]#	58	IRQ[5]
	BKSEL[2]#	59	SD[4]
	VSS	60	
	BKSEL[1]#	61	VSS
	BKSEL[0]#	62	SD[5]
	DRQ[7]		SD[10]
	DAK[7]#		TC
	ROMCS#	65	
	RAHLD#	66	
27	RAS#	67	SD[9]
	MWE#	68	IOR#
29	IVCC	69	VCC
30	IVSS	70	
31	DRQ[6]	71	SD[8]
32	DAK[6]#	72	
	VSS	73	
34	XTAL2I	74	
35		75	
36	XTAL1I	76	
37		77	
	VCC	78	
39		79	_l
40		80	DRQ[1]

Din	Cianal Mama	Din	Signal Name
	Signal Name		GAMIN[0]
81	DAK[1]#		SA[7]
	SA[8]		SA[6]
	SA[9]		SA[5]
	SA[10]		SA[4]
	SA[11]		SA[3]
	GPOUT[1]		SA[2]
	AVSS		SA[1]
	AVCC		SA[0]
	AVSS		SBHE#
	IREF		GAMIN[3]
	PNPCS		GAMIN[2]
	CFILT		MIDIRX
	AVSS		MIDITX
	AVCC		DAK[3]#
	AREF		DRQ[3]
	AUX1[L]		IVSS
	MIC[L]		IVCC
	AVSS		SUSPEND#
	AVCC		C32KHZ
	MIC[R]		GAMIO[0]
	AUX1[R]		VSS
	AUX2[L] LINEIN[L]		GAMIO[1]
	LINEIN[R]		GAMIO[2]
	AUX2R		VCC
	AVSS		MD[7]
	AVSS	1	MD[6]
	AVCC		MD[5]
	LINEOUT[L]		GAMIO[3]
	LINEOUT[R]		VSS
	AVSS		MD[4]
112	MONOOUT		IRQ[11]
	MONOIN		IRQ[12]
	AVSS	_ i	MD[3]
	AVCC		VCC
	AVCC		MD[2]
	AVSS		MD[1]
	B GPOUT[0]		MD[0]
	RESET		IRQ[15]
1	GAMIN[1]		MA[10]
120	13,	1:	

Pin	Signal Name		Signal Name
1	SA[7]	41	EX_DRQ
2	SA[8]		GAMIN[3]
3	SA[8] GPOUT[0]	43	GAMIN[2]
4	RESET	44	GAMIN[1]
5		45	GAMIN[0]
6	VCC	46	GAMIO[3]
	AVSS	47	GAMIO[2]
	AVSS	48	GAMIO[1]
9	IREF	49	GAMIO[0]
	CFILT	50	IVSS
	AVSS	51	VSS
	AVCC	52	MA[0]
	AREF		MA[1]
	AUX1[L]		EX_DAK#
	MIC[L]	55	VCC
	AVSS	56	MA[2]
	AVCC	57	MA[3]
	AVSS	58	MA[4]
	AUX1[R]	59	MA[5]
	MIC[R]	60	EX_IRQ
21	AUX2[R]	61	EX_CS#
	LINEIN[R]	62	VSS
	AVSS	63	MA[6]
	LINEIN1[L]	64	MA[7]
	AUX2[L]	65	MA[8]
		66	MA[9]
	LINEOUT[R]	67	MA[10]
28	AVSS	68	DAK[5]#
29	LINEOUT[L]	69	
30		70	
31	MONOIN	71	MD[2]
	AVSS	72	
33		73	
34		74	
	PNPCS	75	
36			DAK[6]#
	SA[10]	77	DRQ[6]
	SA[11]	78	
39			MD[5]
40		80	


Pin	Signal Name		Signal Name
81	MD[7]		SD[11]
82	IVCC		SD[10]
83	DRQ[7]		SD[9]
	DAK[7]#		SD[8]
85	ROMCS#	125	
86	RAHLD#		DRQ[1]
87	RAS#		DAK[1]#
88	MWE#		AEN
89	RA[20]		IOCHRDY
90	RA[21]		IRQ[2]
	VCC	1	IRQ[3]
92	IRQ[15]		IOR#
93	IRQ[12]		VSS
94	BKSEL[0]#		VCC
95	BKSEL[1]#		IOW#
	VSS		IOCS16#
97	BKSEL[2]#		SD[0]
98	BKSEL[3]#		SD[1]
99	IRQ[11]		SD[2]
100	XTAL1I		SD[3]
101	XTAL10		VSS
102	VSS		SD[4]
103	XTAL20		SD[5]
104	XTAL2I		SD[6]
105	VCC		SD[7]
	MIDIRX		VCC
107	MIDITX		IVSS
108	C32KHZ	148	IRQ[6]
109	SUSPEND#	149	IRQ[7]
110	VSS		IOCHK#
111	SBHE#		SA[0]
112	2 DRQ[0]		SA[1]
	3 DAK[0]#		SA[2]
114	1 IVCC		SA[3]
111	VCC		SA[4]
116	6 SD[15]	156	S SA[5]
	7 SD[14]		VSS
111	8 SD[13]		3 DRQ[3]
11	9 SD[12]		DAK[3]#
12	0 VSS]160	SA[6]

REPLACEMENT SHEET

App. No. 09/352,659
Dkt. No. 028-0128-3
Inv.: David Norris
Att'y: Mark Zagorin (512)338-6300

											TOTAL		160
	9	1	1	1	1	L	1	4	4				20
Ports, Misc.	pwr & gnd	XTAL 11	XTAL10	XTAL2I	XTAL20	XHIDIN	XLIQIN	GAMIN[3:0]	GAMI0[3:0]				
	9	11	8	4	1	1	7	1	1				35
Local Memory	pwr & gnd	MA[10:0]	[0:2]aw	BKSEL[3:0]#	#SOMOS#	RAHLD#	RA[21:20]	MWE#	RAS#	*EFFECT#	*FRSYNC#		
	15	2	7	7	7	2	1	1	1	1	1	2	32
Codec	pwr & gnd	MIC[L,R]	AUX1[L,R]	AUX2[L,R]	LINEIN[L,R]	LINEOUT[L,R]	NIONOIN	MONOOUT	IREF .	CFILT	AREF	GP0UT[1:0]	
	10	1	1	1	7	7	7	1	1	1	7	7	21
ntrol	pwr & gnd	10CS16#	IOCHRDY	AEN	CD IRQ	CD DRQ	CD DAK#	#SO GO	RESET	*SUSPEND#	C32KHZ	SOANA	
m Co		16	12	-	9	9	1	B	4	1	1	1	52
System Control		SD[15:0]	SA[11:0]	SBHE#	DRQ[7:5,3,1:0]	DAK[7:5,3,1:0]#	21	IRQ[15,12,11]	IRQ[7,5,3,2]	IOCHK#	10R#	#M01	


REPLACEMENT SHEET



App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris

Att'y: Mark Zagorin (512)338-6300

REPLACEMENT SHEET



App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris

Att'y: Mark Zagorin (512)338-6300

REPLACEMENT SHEET

Name	Qty	Туре	Description
BKSEL[3:0]#	4	output	Bank Selects. Used in to control the CAS inputs to each of the DRAM banks or the Output Enable inputs to each of the ROM banks.
C32KHZ / EFFECT#	1	input / output	Based on the power-up state of RA[21], this pin is either a clock input or an output to an external DSP. C32KHZ (RA[21] high) is a 32 KHz clock used in suspend mode to operate the refresh circuitry. EFFECT# (RA[21] low) becomes active during the writes to DRAM that are for the delay-based effects from the synthesizer.
SUSPEND# / FRSYNC#	1	input / output	Based on the power-up state of RA[21], this pin is either an input to cause suspend mode or an output to an external DSP. SUSPEND# (RA[21] high) is a system control signal. FRSYNC# (RA[21] low) becomes active at the beginning of each new frame.
MA[10:3]	8	bi-dir	Memory Address. Are the multiplexed row- column address bits for DRAM cycles. Are the multiplexed RLA[10:3] outputs and D[15:8] inputs for ROM cycles.
MA[2:0]	3	output	Memory Address. Are the multiplexed row- column address bits for DRAM cycles. Are the RLA[2,1,19] outputs for ROM cycles.

REPLACEMENT SHEET

Name	Qty	Туре	Description
MD[7:0]	8	bi-dir	Data Bus. Are the data-bus bits for DRAM cycles. Are the multiplexed RLA[18:11] outputs and D[7:0] inputs for ROM cycles. For serial EEPROM accesses, MD[2] is the clock, SK. MD[1] is DI (serial EEPROM data input). MD[0] is DO (serial EEPROM data output).
MWE#	1	output	Write Enable. Goes to the WE# pin of all the DRAM banks; is high during refresh cycles. During reset, MWE# becomes an input that is used to select between pin options (see PIN SUMMARY in the general description part of this document).
RA[21:20]	2	bi-dir	ROM Address. These outputs provide the ROM address during ROM accesses. During reset, these become inputs that are used to select between pin options; see the PIN SUMMARY section of the general description for details).
RAHLD#	1	output	ROM Address Hold. Used to latch the state of MD[7:0] (RLA[18:11]) and MA[10:3] (RLA[10:3]) in external latches during ROM accesses.
RAS#	1	output	Goes to the RAS# pin of all the DRAM banks.
ROMCS#	1	output	ROM Chip Select. Goes to the CS# input to all the ROM banks.

	Description	I/O Addr.	IIIOEX	ואע-מע	Module
12	Mix Control Register	P2XR+0		rd-wr	sys con
	IRO Status Register	P2XR+6	t	read	sys con
≨ا≀	Sound Blaster 2x6 Register	P2XR+6	ı	write	sys con
17	Write Register	P2XR+8, 388	ı	write	sys con
d		P2XR+8, 388	1	read	sys con
12	Jí	P2XR+9, 389	1	rd-wr	sys con
9	AdLib Command Read Register	P2XR+0Ah	ŧ	read	sys con
9	Adlib Status Write Register	P2XR+0Ah	1	write	sys con
12	GUS Hidden Register Data Port	P2XR+0Bh	ę	rd-wr	sys con
	Sound Blaster IRQ 2xC Register	P2XR+0Ch	•	rd-wr	sys con
	Sound Blaster 2xC Reg. (no IRQ)	P2XR+0Dh	1	write	sys con
S	Sound Blaster 2xE Register	P2XR+0Eh	1	rd-wr	sys con
Re	Register Control Register	P2XR+0Fh	ŧ	write	sys con
133	Status Read Register	P2XR+0Fh	ŧ	read	sys con
15	DMA Channel Control Register	P2XR+0Bh	UMCR[6] = 0,	rd-wr	sys con
3			URCR[2:0]=0		
İ	Interrinot Control Register	P2XR+0Bh	UMCR[6]=1,	rd-Wr	sys con
	•		URCR[2:0]=0		
16	General Purpose Reg. 1 (Back Door)	P2XR+0Bh	URCR[2:0]=1	rd-wr	sys con
राट	General Purpose Reg. 2 (Back Door)	P2XR+0Bh	URCR[2:0]=2	rd-wr	sys con
ડીછ	General Purpose Reg. 1 Address	P2XR+0Bh	URCR[2:0]=3	rd-wr	sys con

REPLACEMENT SHEET

App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris Att'y: Mark Zagorin (512)338-6300

									—т				- 1			₁		<u> </u>			
Module	sys con	sys con	sys con	sys con	sys con	ports	ports	ports	ports	ports	synth	sys con	sys con	sys con	synth	synth	synth	synth	synth	synth	synth
Rd-Wr	rd-wr	write	rd-wr	rd-wr	rd-wr	rd-wr	write	read	write	read	rd-wr	rd-wr	rd-wr	IM-pJ	wr,rd	wr,rd	wr,rd	wr,rd	wr,rd	wr,rd	wr,rd
Index	URCR[2:0]=4	URCR[2:0]=5	URCR[2:0]=6	•	ı	ŧ	•	1	1	•	. •	•	•	•	IGIDXR=0,80	IGIDXR=1,81		IGIDXR=2,82	IGIDXR=3,83	IGIDXR=4,84	IGIDXR=5,85
I/O Addr.	P2XR+0Bh	P2XR+0Bh	P2XR+0Bh	UGPA11	UGPAZI	201	P3XR+0	P3XR+0	P3XR+1	P3XR+1	P3XR+2	P3XR+3	P3XR+(4-5)	P3XR+5	P3XR+5	P3XR+(4-5)		P3XR+(4-5)	P3XR+(4-5)	P3XR+(4-5)	P3XR+(4-5)
Description	General Purnose Reg. 2 Address	Clear Internint Begister	Umner Benister	Gen Purn Ren 1 (Emulation Addr.)	Gen Purn Reg. 2 (Emulation Addr.)	Game Control Register	MIDI Control Register	MIDI Status Register	MIDI Transmit Data Register			General Index Register	General 16-hit 110 Data Port		Synth Address Control (1 per voice)	Synth Frequency Control (1 per voice)		Synth Addr Start High (1 per voice)	Sunth Addr Start I ow (1 ner voice)	Synth Addr End High (1 per Voice)	Synth Addr. End Low (1 per voice)
Moomonic	INCOMO!	ווטו אלו	11 11/10/	110011	1/00/11	GGCR	GMCB	GMSB	CANTOR	GMRDR	SI/IS	ICIOXB	11600	0001	1000	OFO.	5	CACHI	NACI I	SAFLI	SAFII

14/158

Mnemonic	Description	I/U Addr.	HIDEA	///_D//	ואוסממוב
SIIISIIISI SI/RI	Synth Volume Rate (1 per voice)	P3XR+5	1GIDXR=6,86	wr,rd	synth
15/15	Synth Volume Start(1 per voice)	P3XR+5	IGIDXR=7,87	wr,rd	synth
SI/FI	Synth Volume End(1 per voice)	P3XR+5	IGIDXR=8,88	wr,rd	synth
1///5	Synth Volume Level(1 per voice)	P3XR+(4-5)	IGIDXR=9,89	wr,rd	synth
IHVS	Synth Address High (1 per voice)	P3XR+(4-5)	IGIDXR=A,84	wr,rd	synth
1175	Synth Address Low (1 per voice)	P3XR+(4-5)	IGIDXR=B,8B	wr,rd	synth
10as	_	P3XR+(4-5)	IGIDXR=C,8C	Wr,rd	synth
10/10		P3XR+5	IGIDXR=D,8D	wr,rd	synth
1000	Sunth Active Moires	P3XR+5	IGIDXR=E.8E	wr.rd	synth
SAVI	טאווון הפוועט איוווין פ	DOVDIE	ICINYR—8F	read	civith
II/S	Synth Voice IRU	13An + 3	יס פר פייפיפי	יכמח	Synai
SUAI	Synth Upper Address (1 per voice)	P3XR+5	(GIDXR = 10,90)	Wr,rd	syntn
SFAHI	Synth Effect Addr High (1 per voice)	P3XR+(4-5)	IGIDXR = 11,91	wr,rd	synth
SFALI		P3XR+(4-5)	IGIDXR = 12,92	wr,rd	synth
1015	Synth Left Offset (1 per voice)	P3XR+(4-5)	1GIDXR = 13,93	wr,rd	synth

HG. 80

REPLACEMENT SHEET

App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris Att'y: Mark Zagorin (512)338-6300

oje Osero VI	Description	I/O Addr.	Index	Rd-Wr	Module
MITERITORIE	Sunth Effect Accium Sel (1 ner voice)	P3XR+5	IGIDXR=14,94	wr, rd	synth
SEASI	Synul Ellett Accum 351 (1 per voice)	P3XR+5	IGIDXR=15,95	wr, rd	synth
CINIO	Synth Mode Scient (Per voice)	P3XR+(4-5)	IGIDXR=16,96	wr, rd	synth
SEVI	Syllil Ellect Volanic (1 per voice)	P3XR+5	IGIDXR=17,97	wr, rd	synth
STLTU	Syllin Heddelley E. C. (Fee Solling)	P3XR+5	IGIDXR=18,98	wr, rd	synth
SVLFUI	Syllil Volunte El C (1 per 1999)	P3XR+5	IGIDXR=19,99	wr, rd	synth
MIDO	Syllil Global Mode	P3XR+(4-5)	IGIDXR=1A,9A	wr, rd	synth
SLFUBI	Syllil LI O Base Addiese	P3XR+(4-5)	IGIDXR=1B.9B	Wr, rd	synth
SHOF	Syllil night Oliset Final (1 per voice)	P3XR+(4-5)	1GIDXR=1C.9C	Wr. rd	synth
SLUFI	Synth Left Offset First (1 per voice)	D3YR1 (4-5)	1010XR=10 90	br rd	synth
SEVFI	_	DAYRAS	IGIDXR=9F	read	Synth
SVIRI	Synth Voice Read IRU	0 1 100 1	10 10 10 10 10 10 10 10 10 10 10 10 10 1	2001	Jac
IDMACI	I MC DMA Control	P3XK+5	IGIUAR=41	/M-N/	2///
11001	IMC DMA Start Address[19:4]	P3XR+(4-5)	IGIDXR=42	rd-Wr	Imc
ואאוו	1 MC 110 Address 1 0W[15:0]	P3XR+(4-5)	IGIDXR=43	rd-wr	lmc
LIMALI		P3XR+5	IGIDXR=44	rd-wr	lmc
IJODUI	• • • •	P3XR+5	IGIDXR=45	rd-wr	sys con
UNSDOI	Additional Process	P3XR+5	IGIDXR=46	rd-Wr	sys con
UALL	AULID HITTEL COUNT	P3XR+5	IGIDXR=47	rd-Wr	SVS CON
UATZI	Adula Ilmerz coulit	2 1 100 1	ICIDYR—48	write	cunth
XX	ADC sample rateno longer used	7-0V-0	OF LINGING	מיוונס	Synan
XXX	ADC control regno longer used	P3XK+5	IGIUXR=49	//A-M/	Syndi
10110		P3XR+5	IGIDXR=4B	rd-Wr	port
25.55					

REPLACEMENT SHEET

App. No. 09/352,659
Dkt. No. 028-0128-3
Inv.: David Norris
Att'y: Mark Zagorin (512)338-6300

I/O Addr. Index
P3XR+5
P3XR+5
P3XR+(4-5)
P3XR+(4-5)
P3XR+5
P3XR+(4-5)
P3XR+5
P3XR+6
P3XR+7
PCODAR+0
PCODAR+1

17/158

Momonio	Description	I/O Addr.	Index	Rd-Wr	Module
	Codec Status Register 1	PCODAR+2	1	read	эәроэ
	Playback Data Register	PC0DAR+3	•	write	эәроэ
	Record Data Register	PCODAR+3	1	read	codec
	left A/D Input Control	PCODAR+1	CIDXR[4:0]=0	rd-wr	codec
	Right 4/0 Input Control	PC0DAR+1	CIDXR[4:0]=1	rd-wr	ээроэ
	1 eft Aux 1/Synth Input Control	PC0DAR+1	CIDXR[4:0]=2	rd-wr	codec
	Right Aux 1/Synth Input Control	PC0DAR+1	CIDXR[4:0]=3	rd-wr	оодес
		PC0DAR+1	CIDXR[4:0]=4	rd-wr	эәроэ
- 1	Right Auxiliary 2 Input Control	PC0DAR+1	CIDXR[4:0] = 5	rd-wr	эәроэ
1	Left DAC Control	PCODAR+1	CIDXR[4:0]=6	rd-wr	ээроэ
1	Right DAC Control	PCODAR+1	CIDXR[4:0] = 7	rd-wr	codec
1	Playback Data Format	PCODAR+1	CIDXR[4:0] = 8	rd-wr	оәроо
	Configuration Register 1	PCODAR+1	CIDXR[4:0] = 9	rd-wr	эәроэ
1	Fxternal Control	PCODAR+1	CIDXR[4:0]=A	rd-wr	эәроэ
1	Status Register 2	PC0DAR+1	CIDXR[4:0]=B	read	эәроэ
1 .	Mode Select. 1D	PCODAR+1	CIDXR[4:0]=C	rd-wr	эәроэ
	Loopback Control	PCODAR+1	CIDXR[4:0]=D	rd-wr	эәроэ
250	LUUDDaen coma ci				

F/G. 9C

REPLACEMENT SHEET

App. No. 09/352,659
Dkt. No. 028-0128-3
Inv.: David Norris
Att'y: Mark Zagorin (512)338-6300

																	_T		ı		
Module	содес	codec	оороо	codec	codec	codec	codec	ээроэ	оодес	ээроэ	оодес	эәроэ	оодес	эәроэ	ээроэ	ээроэ	ээроэ	эәроэ	sys con	sys con	sys con
Rd-Wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-Wr	rd-Wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	write	write
Index	CIDXR[4:0]=E	CIDXR[4:0]=F	CIDXR[4:0] = 10	CIDXR[4:0] = 11	CIDXR[4:0] = 12	CIDXR[4:0] = 13	CIDXR[4:0] = 14	CIDXR[4:0] = 15	CIDXR[4:0] = 16	CIDXR[4:0] = 17	CIDXR[4:0] = 18	CIDXR[4:0]=19	CIDXR[4:0]=1A	CIDXR[4:0] = 1B	CIDXR[4:0]=1C	CIDXR[4:0]=1D	CIDXR[4:0]=1E	CIDXR[4:0]=1F	1	ŧ	1
I/O Addr.	PCODAR+1	PC0DAR+1	PC0DAR+1	PCODAR+1	PC0DAR+1	PCODAR+1	PCODAR+1	PCODAR+1	PCODAR+1	PCODAR+1	PC0DAR+1	PCODAR+1	PC0DAR+1	PCODAR+1	PCODAR+1	PCODAR+1	PCODAR+1	PCODAR+1	201	279	A79
Description	Unner Playback Count	I ower Playback Count	Configuration Register 2	Configuration Register 3	l eff Line Input Control	Bight Line Input Control	Upper Timer	Lower Timer	Left Microphone Input Control	Right Microphone Input Control	1	left Output Attenuation	Mono Input And Output Control	Right Output Attenuation	Record Data Format	Playback Variable Frequency		I ower Record Count	Card Select Number Back Door	Plua And Play Index Addr. Register	Plug And Play Write Port
Manamonic	CHPCTI	CI PCTI	CEIGOI	CFIG31	DI IU	CRITCI	CLITIMI	CITIMI	CIMICI	CRMICI	CSB3/	CIOAI	CMONOI	CROAI	CRDFI	CPVFI	CHRCTI	CIRCTI	PCSNRR	PINXB	PNPWRP

REPLACEMENT SHEET

App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris Att'y: Mark Zagorin (512)338-6300


															·····	· ———				Т	
Module	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con
Rd-Wr	read	write	read	write	write	read	read	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-Wr	rd-Wr	rd-wr	rd-wr
Index	1	279=00	279=01	279=02	279=03	279=04	279=05	279=06	279=07	PNPRDP, A79 LDN=0,279=30	PNPRDP, A79 LDN=0,279=31	PNPRDP, A79 LDN=0,279=60	LDN=0,279=61	PNPRDP, A79 LDN=0,279=62	PNPRDP, A79 LDN=0,279=63	LDN=0,279=64	PNPRDP, A79 LDN=0,279=65	LDN = 0.279 = 66	LDN=0.279=67	PNPRDP, A79 LDN=0,279=68	PNPRDP, A79 LDN=0,279=69
I/O Addr.	PNPRDP	A79	PNPRDP	A79	A79	PNPRDP	PNPRDP	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79
Description	Plua And Play Read Data Port	PNP Set PNPRDP Address	PNP Isolate Command	PNP Configuration Control Cmd.	PNP Wake[CSN] Command	PNP Resource Data Register	PNP Resource Data Status	PCP Card Select Number	PNP Logical Device Number (LDN)	PNP Audio Activate Register	PNP Audio I/O Range Check	PNP set P2xr[9:8]	PNP set P2xr[7:4]		1	1.			1		
Mnemonic	PNPRDP	PSRPAI	PISOCI	PCCCI	PWAKEI	PRESD!	PRFSSI	PCSNI	INUIA	PUACTI	PIIRCI	POXOHI	POXOI	РЭХСН	119XCA	P2X8HI	D2X811	P3X0HI	P3X011	PHCAI	PLCAI


20/158

																_
Module	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con
Rd-Wr	rd-wr	read	rd-wr	read	rd-wr	rd-wr	rd-wr.	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	read	rd-wr
Index	PNPRDP, A79 LDN=0,279=70	LDN=0,279=71	PNPRDP, A79 LDN=0,279=72	LDN = 0.279 = 73	PNPRDP, A79 LDN=0,279=74	PNPRDP, A79 LDN=0,279=75	PNPRDP, A79 LDN=0,279=F0	PNPRDP, A79 LDN=0,279=F1	PNPRDP, A79 LDN=0,279=F2	PNPRDP, A79 LDN=1,279=30	PNPRDP, A79 LDN=1,279=31	PNPRDP, A79 LDN=1,279=60	PNPRDP, A79 LDN=1,279=61	PNPRDP, A79 LDN=1,279=70	LDN=1,279=71	PNPRDP, A79 LDN=1,279=74
I/O Addr.	PNPRDP, A79	AOBANA	PNPRDP, A79	PNPRDP	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP	PNPRDP, A79
Description	PNP Audio IRQ Channel 1 Select	PNP Audio IRQ Channel 1 Type	PNP Audio IRQ Channel 2 Select	PNP Audio IRQ Channel 2 Type	PNP Audio DMA Channel 1 Select	PNP Audio DMA Channel 2 Select	PNP Serial EEPROM Enable	PNP Serial EEPROM Control	PNP Power Mode	PNP CD-ROM Activate Register	PNP CD-ROM I/ORange Check Reg.	PNP set PCDRAR[9:8]	PNP set PCDRAR[7:4]	PNP CD-ROM IRQ Select	PNP CD-ROM IRQ Type	PNP CD-ROM DMA Select
Mnemonic	PUITSI	PUITTI	PUI2SI	PUIZTI	PUD1SI	PUD2SI	PSEENI	PSECI	PPWRI	PRACTI	PRRCI	PRAHI	PRALI	PRISI	PRITI	PRDSI


FIG. 100

REPLACEMENT SHEET






22/158




App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris


Att'y: Mark Zagorin (512)338-6300

REPLACEMENT SHEET







24/158



25/158



26/158



REPLACEMENT SHEET




FIG. 17

App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris

Inv.: David Norris
Att'y: Mark Zagorin (512)338-6300

REPLACEMENT SHEET







FIG. 18








REPLACEMENT SHEET


Bytes	Description
9	header
3	plug and play version number
33	ANSI identifier string
6	AUDIO logical device
3	channel 1 IRQ allocation
3	channel 2 IRQ allocation
3	channel 1 DMA allocation
3	channel 2 DMA allocation
2	start dependent function priority 0
8	- I/O addr (min 220, max 220, length 1)
8	- I/O addr (min 226, max 226, length 1)
8	- I/O addr (min 228, max 228, length 8)
8	- I/O addr (min 320, max 320, length 8)
238	(repeat above dependent function 7 more times)
1	end dependent function
8	codec I/O address allocation (min 200, max 3FF,
	length 4, align 4)
4	iovstick fixed I/O location (201, length 1)
4	AdLib fixed I/O location (388, length 2)
6	CD-ROM logical device
8	CD-ROM I/O address allocation (min 200, max 3FF,
	length 16, align 16)
3	CD-ROM IRQ allocation
3	CD-ROM DMA allocation
2	end tag
374	TOTAL
	1

															1		-1		٦
Clear	Mechanism	Set IGIDXR=8Fh		Set IGIDXR=8Fh	IOW to CSR1R or	CSR3/[5] = 0	IOW to CSR1R or	CSR3[[4]=0	IOW to CSR1R or	CSR31[5] = 0	IOW to CSR1R or	CSR3I[4] = 0	IOW to CSR1R or	CSR3I[6] = 0	IOW to $UDCI[7]=0$	IOW to UCLRII		IOW to UCLRII	
Reporting	Mechanism	UISR[6], SVII[6],	SVCI[1]	UISR[5], SVII[7], SVCI[7]	CSR3[[5], CSR1R[0] 10W to CSR1R or		CSR3[4], CSR1R[0] \ 10W to CSR1R or		CSR31[5], CSR1R[0]		CSR31[4], CSR1R[0] IOW to CSR1R or		CSR31[6], CSR1R[0] IOW to CSR1R or		not reported	USRR[4]		USRR[3]	
IRQ	Enables	SVCI[5] & URSTI[2] UISR[6], SVII[6],		SACI[5] & URSTI[2] UISR[5], SVII[7], SVCI[7]	CFIG11[1],	mode 2 or 3	CFIG11[0]		CFIG3I[7], mode 3		CFIG3I[6], mode 3		CFIG2I[6]	,	upci(7), uici(6)	URCR[6], URCR[3], USRR[4]	IEMUBI[0]	URCR[6], URCR[3], USRR[3] IFMIBI[2]	ILINODI[L]
Fvent	Description	iasynth synth voice reaches	end of volume ramp	iasynth synth voice finishes loop	codec record sample	counter rolls past zero	codec playback sample	counter rolls past zero	codec record FIFO reaches	threshold	codec playback FIFO	reaches threshold	codec timer reaches zero		extra IRQ: set enables	iaalsb 10R of general port 1		10W to general port 1	
Groun	d D	iasynth		iasynth	CIRO		CIRO		CIRO		CIRO		CIRO	5		iaalsb		iaalsb	


Crosso	Fyent	IRO	Reporting	Clear
dnoib	Description	Enables	Mechanism	Mechanism
iaalsb	IOR of ge	URCR[6], URCR[4], USRR[6] IEMUBI[1]		IOW to UCLRII
iaalsb	10W to general port 2	URCR[6], URCR[4], USRR[5] IEMUBI[3]	USRR[5]	IOW to UCLRII
iaalsb	iaalsb 10R of 2xE	URCR[7]	USRR[7]	IOW to UCLRII
iasynth	iasynth TC (ISA bus) is reached for	LDIMACI[5]	UISR[7] &	IOR of LDIMACI
•	DMA to/from local memory		LDMACI[6]	
	(not the codec)			
iaalsb	iaalsb IOW to AdLib data register	UASBCI[1]	UISR[4] & UASRR[0]	UISR[4] & $UASRR[0]$ IOW of $UASBCI[7]=0$
	(UADR) **			
dsleei	iaalsh 10W to SB U2x6R	UASBCI[5]	UISR[4] & UASRR[3]	UISR[4] & UASRR[3] IOW of $UASBCI[5]=0$
haleei	iaalsh IOW to SB UIZXCR	UASBCI[5]	UISR[4] & UASRR[4]	UISR[4] & UASRR[4] IOW of $UASBCI[5]=0$
isalsh	iaalsh Adl ib timer 1 rolls past FF	UASBCI[2]	UISR[2], UASRR[2]	IOW to $UASBCI[2]=0$
isalch	iaalsh Adl ih Timer 2 rolls past FF	UASBCI[3]	UISR[3], UASRR[1]	IOW to $UASBCI[3]=0$
iamidi	iamidi MINI transmit readv	GMCR/6:51	UISR[0]	IOW to GMTDR
iamidi	iamidi MIDI data received	GMCR[7]	UISR[1]	IOR of GMRDR
iacdron	iacdrom external function interrupt	PRACTI[0]	попе	none
יבי ביים	מאנטונים יישויים יישויים אין ומאנט			

REPLACEMENT SHEET







34/158




35/158




App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris







38/158



App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris










FIG. 24D-4

REPLACEMENT SHEET

42/158

<u>PWR24, the 24.576 MHz. Oscillator from High to Low.</u> I2C24SUSPRQ becomes active immediately and ICLK24M to the codec module is allowed to clock for at least 100 microseconds then turned off. It is stopped such that no glitches are possible; after a trailing edge, it stays low. After the clock is disabled the oscillator is disabled by grounding XTAL10.

<u>PWR24, the 24.576 MHz. Oscillator from Low to High.</u> The oscillator is enabled and a 16-bit counter is allowed clock through 64K states to insure that the oscillator has stabilized. Then ICLK24M is allowed to start toggling without the possibility of glitching. At least 100 microseconds after that I2COSUSPRQ is disabled.

<u>PWRL, Local Memory Control Enable from High to Low.</u> I2LSUSPRQ becomes active immediately. ICLK16ML is allowed to toggle for at least 100 microseconds and then disabled without the possibility of glitching. After ICLK16ML stops toggling, I2LSUSPIP becomes active.

<u>PWRL, Local Memory Control Enable from Low to High.</u> I2LSUSPIP goes inactive immediately and ICLK16ML is allowed to start toggling without the possibility of glitching. At least 100 microseconds after that, I2LSUSPRQ goes inactive.

REPLACEMENT SHEET

43/158


<u>PWRS, Synth Enable from High to Low.</u> I2SSUSPRQ becomes active immediately. ICLK16MS is allowed to toggle for at least 100 microseconds and then disabled without the possibility of glitching.

<u>PWRS, Synth Enable from Low to High.</u> ICLK16ML is immediately allowed to start toggling without the possibility of glitching. At least 100 microseconds after that, I2SSUSPRQ goes inactive.

<u>PPWRI[3:0].</u> The state of these latches is driven off to their respective modules (bit[3] to the ports module and bits[2:0] to the codec module) to disable clocks and place circuitry in low-power mode.

Enter Shut-Down Mode. When PPWRI[6:1] are all cleared with a single I/O write, then, besides the activity to the individual modules described above, the 16.9 MHz. oscillator will be disabled. This is accomplished by waiting for at least 100 microseconds and then turning aff all clocks without possibility of glitching. Then the oscillator is disabled by grounding XTAL20.

Exit Shut-Down Mode. When any of the PPWRI[6:1] bits are set, then, besides the activity of the individual bits described above, the 16.9 MHz. oscillator will be re-enabled. First, the oscillator is re-enabled. XTAL I is run into a 16-bit counter to count our 64K states before it is assumed to be stable. At this point, the 16.9 MHz. clocks to various modules are allowed to start toggling without possibility of glitching. After the clocks start toggling, the bits that have been re-enabled start their routine, as described above.



REPLACEMENT SHEET

Name	Qty	Туре	Description
AEN	1	input	Address enable from the ISA bus, used to distinguish between DMA and I/O cycles.
C32KHZ	1	input	32KHZ Clock. Suspend-mode refresh clock for local DRAM. This pin can also be used as an output for the LMC's EFFECT# (see PIN SUMMARY in the general description part of this document).
CD_CS	1	output	Chip select to the CD-ROM controller. This can also be used for the external serial port (see PIN SUMMARY in the general description).
CD_DAK#	1	output	DMA acknowlege to the CD-ROM controller. This can also be used for the external serial port (see PIN SUMMARY in the general description).
CD_DRQ	1	input	DMA request from CD-ROM controller. This can also be used for the external serial port (see PIN SUMMARY in the general description).
CD_IRQ	1	input	Interrupt request from CD-ROM controller. This can also be used for the external serial port (see PIN SUMMARY in the general description).

App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris

Inv.: David Norris
Att'y: Mark Zagorin (512)338-6300

REPLACEMENT SHEET

Name	Qty	Туре	Description			
DAK[7,6,5, 3,1,0]#	6	input	The selectable DMA acknowledge lines from the ISA bus. DAK 0, 1, and 3 are used for 8-bit DMA transfers and DAK 5, 6, and 7 are used for 16-bit DMA.			
DRQ[7,6,5, 3,1,0]#	6	oc output	The selectable DMA request lines to the IS bus. DRQ 0, 1, and 3 are used for 8-bit DMA transfers and DRQ 5, 6, and 7 are used for 16-bit DMA.			
IOCHRDY	1	oc output	I/O channel ready to the ISA bus, used to generate wait states.			
IOCS16#	1	oc output	16-bit capability indication to the ISA bus.			
IOR#	1	input	I/O read command from the ISA bus.			
IOW#	1	input	I/O write command from the ISA bus.			
IRQ[15,12,11, 7,5,3,2]	7	oc output	The selectable interrupt requests to the ISA bus.			
IOCHK#	1	oc output	I/O channel check on the ISA bus; used to generate an NMI.			
PNPCS	1	bi-dir	Active high output used as chip select for the Plug and Play serial EPROM. This is an input during reset; its state is latched by the trailing edge of RESET to determine if the IC is in PNP-compliant mode (low) or PNP- system mode (high).			

REPLACEMENT SHEET

47/158

Name	Qty	Туре	Description			
RESET	1	input	Reset from the ISA bus.			
SA[11:0]	12	input	The 12 lower bits of the ISA address bus.			
SBHE#	1	input	Byte high enable from the ISA address bus. When interfacing to an 8-bit ISA bus, this pin must be disconnected.			
SD[15:0]	16	bi-dir	ISA data bus.			
SUSPEND#	1	input	Low-power suspend mode. When active, all chip activity becomes frozen, the oscillators are turned off, C32KHZ is used to refresh DRAM, and most of the ISA-bus inputs and outputs are isolated from the IC. This pin can also be used as an output for the LMC's FRSYNC# (see PIN SUMMARY in the general description part of this document).			
TC	1	input	Terminal Count indicates the end of a DMA group from the ISA bus.			
XTAL1I	1	input	Crystal 1 input. Input from the 24.576 MHz. crystal.			
XTAL10	1	output	Crystal 1 ouput. Output to the 24.576 MHz. crystal.			
XTAL2I	1	input	Crystal 2 input. Input from the 16.9344 MHz. crystal.			
XTAL20	1	output	Crystal 2 output. Output to the 16.9344 MHz. crystal.			

FIG. 28C





FIG. 30

App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris Att'y: Mark Zagorin (512)338-6300



App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris

Att'y: Mark Zagorin (512)338-6300

REPLACEMENT SHEET





FIG. 31







FIG. 33

51/158






FIG. 34B





FIG. 34C

REPLACEMENT SHEET



Register Data Bus FIFO Access 328 (LMRFAI, LMPFAI) <u>A[23:18]</u> 324 Base Addr A[17:8] 10W 16 BIT A[17:8] **OR** Data REG A[7:0]318-16:1 MUX Offset Cntr Reset A[18:3] 19 BIT Clear COUNTER 320-322-*IOW* Size[3:0] 4 BIT Data REG 321 FIFO Size SEL **- 12** (LMFSI) FIG. 36

REPLACEMENT SHEET





FIG. 37


REPLACEMENT SHEET

DMA Chan	Sample Size	Description
8-bit	8-bit	Each DMA request-acknowledge cycle transfers one byte that is placed in the current track number; the track number increments with each byte transferred.
8-bit	16-bit	Each DMA request-acknowledge cycle transfers two bytes that are placed at the current track number; the track number increments with each 16-bit value transferred.
16-bit	8-bit	Each DMA request-acknowledge cycle transfers two bytes; the lower byte is placed in the current track number, the track number is incremented and the upper byte is placed in that track; the track number is then incremented again.
16-bit	16-bit	Each DMA request-acknowledge cycle transfers one 16-bit value that is placed in the current track number; the track number increments with each 16-bit value transferred.


55/158



56/158



REPLACEMENT SHEET









FIG. 46


REPLACEMENT SHEET








REPLACEMENT SHEET





0 to +22.5dB (4-bit) gain table									
Value	Value dB Value dB Value dB								
	00.0	04h	+06.0	08h	+12.0	0Ch	+18.0		
01h	+01.5	05h	+07.5	09h	+13.5	0Dh	+19.5		
02h	+03.0	06h	+09.0	0Ah	+15.0	0Eh	+21.0		
03h	+04.5	07h	+10.5	0Bh	+16.5	0Fh	+22.5		

	0 to -45.0dB (4-bit) attenuation table								
Value	Value dB Value dB Value dB								
	00.0	04h	-12.0		-24.0		-36.0		
01h	-03.0	05h	-15.0	09h	-27.0		-39.0		
02h	-06.0	06h	-18.0	0Ah	-30.0	0Eh	-42.0		
03h	-09.0	07h	-21.0	0Bh	-33.0	<u> 0Fh</u>	-45.0		

	12 to -34.5dB (5-bit) gain attenuation table									
Value		Value		Value		Value	dB			
	+12.0	08h	.00.0	10h	-12.0		-24.0			
01h	+10.5	09h	-01.5	11h	-13.5		-25.5			
02h	+09.0	0Ah	-03.0	12h	-15.0		-27.0			
03h	+07.5	0Bh	-04.5	13h	-16.5		-28.5			
04h	+06.0	0Ch	-06.0	14h	-18.0		-30.0			
05h	+04.5	0Dh	-07.5	15h	-19.5		-31.5			
06h	+03.0	0Eh	-09.0	16h	-21.0		-33.0			
———	+01.5	0Fh	-10.5	17h	-22.5	1 <i>Fh</i>	-34.5			

FIG. 45B-1

0 to	0 to -46.5dB (5-bit) attenuation table for CLOAI and CROAI									
Value	dB	Value	dB	Value	dB	Value	dB			
00h	00.0	08h	-12.0	10h	-24.0		-36.0			
01h	-01.5	09h	-13.5	11h	-25.5	19h	-37.5			
- 02h	-03.0	0Ah	-15.0	12h	-27.0	1Ah	-39.0			
03h	-04.5	0Bh	-16.5	13h	-28.5	1Bh	-40.5			
04h	-06.0	0Ch	-18.0	14h	-30.0	1Ch	-42.0			
05h	-07.5	0Dh	-19.5	15h	-31.5	1 <i>Dh</i>	-43.5			
06h	-09.0	0Eh	-21.0	16h	-33.0	1Eh	-45.0			
07h	-10.5	0Fh	-22.5	17h	-34.5	1Fh	-46.5_			

	0 to -94.5dB (6-bit) attenuation table									
Value	dB	Value	dB	Value	dB	Value	dB			
00h	00.0	10h	-24.0	20h	-48.0	30h	-72.0			
01h	-01.5	11h	-25.5	21h	-49.5	31h	-73.5			
02h	-03.0	12h	-27.0	22h	-51.0	32h	-75.0			
03h	-04.5	13h	-28.5	23h	-52.5	33h	-76.5			
04h	-06.0	14h	-30.0	24h	-54.0	34h	-78.0			
05h	-07.5	15h	-31.5	25h	-55.5	35h	-79.5			
06h	-09.0	16h	-33.0	26h	-57.0	36h	-81.0			
07h	-10.5	17h	-34.5	27h	-58.5	37h	-82.5			
08h	-12.0	18h	-36.0	28h	-60.0	38h	-84.0			
09h	-13.5	19h	-37.5	29h	-61.5	39h	-85.5			
0Ah	-15.0	1Ah	-39.0	2Ah	-63.0	3Ah	-87.0			
0Bh	-16.5	1Bh	-40.5	2Bh	-64.5	3Bh	-88.5			
0Ch	-18.0	1Ch	-42.0	2Ch	-66.0	3Ch	-90.0			
0Dh	-19.5	1Dh	-43.5	2Dh	-67.5	3Dh	-91.5			
0Eh	-21.0	1Eh	-45.0	2Eh	-69.0	3Eh	-93.0			
0Fh	-22.5	1Fh	-46.5	<u>2Fh</u>	-70.5	3Fh	-94.5			

REPLACEMENT SHEET






FIG. 47



App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris


Att'y: Mark Zagorin (512)338-6300

REPLACEMENT SHEET




App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris

REPLACEMENT SHEET Att'y: Mark Zagorin (512)338-6300



REPLACEMENT SHEET

Att'y: Mark Zagorin (512)338-6300 **68/158**



REPLACEMENT SHEET




FIG. 51





FIG. 52







FIG. 53B









FIG. 53D



Point = 8833 OF 16585 Phase = -0.0984468Freq. = 20031.2 dB. = -89.6886= -89.68861e+04 1.5e+04 2e+04 2.5e+04 3e+04 3.5e+04 4e+04 5e+03 08-96-MOOZ A6

FIG. 53F






8-0128-3 d Norris REP

App. No. 09/352,659
Dkt. No. 028-0128-3
Inv.: David Norris
Att'y: Mark Zagorin (512)338-6300

75/158



Att'y: Mark Zagorin (512)338-6300

76/158




FIG. 57

Att'y: Mark Zagorin (512)338-6300

77/158

REPLACEMENT SHEET

Response of sinc ^ 5 Interpolator




FIG. 58

Att'y: Mark Zagorin (512)338-6300 **78/158**

REPLACEMENT SHEET

IN BAND ROLLOFF (dB)




FIG. 59

REPLACEMENT SHEET




FIG. 60








FIG. 61

App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris Att'y: Mark Zagorin (512)338-6300












App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris Att'y: Mark Zagorin (512)338-6300 **84/158**





App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris Att'y: Mark Zagorin (512)338-6300



REPLACEMENT SHEET





FIG. 67

App. No. 09/352,659
Dkt. No. 028-0128-3
Inv.: David Norris
Att'y: Mark Zagorin (512)338-6300



REPLACEMENT SHEET





FIG. 69


Att'y: Mark Zagorin (512)338-6300

90/158




App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris Att'y: Mark Zagorin (512)338-6300

91/158




Att'y: Mark Zagorin (512)338-6300

92/158







Frequency(Hz) fs = 8 KhzFIG. 73

Att'y: Mark Zagorin (512)338-6300

REPLACEMENT SHEET






FIG. 74

Att'y: Mark Zagorin (512)338-6300


95/158




REPLACEMENT SHEET




REPLACEMENT SHEET




98/158




Att'y: Mark Zagorin (512)338-6300





Att'y: Mark Zagorin (512)338-6300

101/158



App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris Att'y: Mark Zagorin (512)338-6300




FIG. 82

Att'y: Mark Zagorin (512)338-6300

103/158





FIG. 83

Att'y: Mark Zagorin (512)338-6300

REPLACEMENT SHEET






FIG. 84

Att'y: Mark Zagorin (512)338-6300

REPLACEMENT SHEET







FIG. 85

REPLACEMENT SHEET






FIG. 86

REPLACEMENT SHEET






FIG. 87

Att'y: Mark Zagorin (512)338-6300

REPLACEMENT SHEET







FIG. 88



REPLACEMENT SHEET




FIG. 90




FIG. 91

111/158







FIG. 92



REPLACEMENT SHEET

113/158







App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris

Att'y: Mark Zagorin (512)338-6300

REPLACEMENT SHEET

114/158





Normalized Frequency

FIG. 97






FIG. 98


REPLACEMENT SHEET



REPLACEMENT SHEET

117/158





App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris

Att'y: Mark Zagorin (512)338-6300

REPLACEMENT SHEET





FIG. 102

REPLACEMENT SHEET






FIG. 104A




FIG. 104B

Forward looping




FIG. 104C

Reverse looping




FIG. 104D


App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris

Inv.: David Norris Att'y: Mark Zagorin (512)338-6300


REPLACEMENT SHEET

122/158

Bi-directional looping



PCM playback



- * indicates self-modifying
- ** indicates program modification




FIG. 105A




FIG. 105B

Forward looping




FIG. 105C

Reverse looping




FIG. 105D


App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris

Inv.: David Norris
Att'y: Mark Zagorin (512)338-6300

REPLACEMENT SHEET

125/158

Bi-directional looping



* indicates self-modifying







FIG. 106A






128/158



REPLACEMENT SHEET



	comments	 load register array with next value from LFO generator if LFO and voice match 		 invert result based on DIR load ADD into register to drive LMC 	 load ADDfr into register to drive Signal Path 	• choose [+END, -START] based on LPE, BLEN, DIR	 sign = 1 indicates NADD > END or NADD < START 		
rodes	equation		FC(LF0) = FC+FLF0	NADD= ADD±FC(LFO)		[-NADD+END, NADD-START]			
For normal modes	Reg. array bus	FLFO	FC	ADD		[+END, -START]			
	do		+ 18s	+ 34s					
	Result bus		sign extended FLFO	[+,-] result		[+,-] (result => temp2)		result	result
	Clock #		2	က		4		5	9

FIG 1084-1

1	Result bus f+ -1 result	do +	Reg. array bus ISTART. ENDI	equation (START, END)	comments • choose [+,-] and [END, START]
<u>-</u>	-) conii	348		±[±NADD ±[START, END]	
	result		[result, temp2]		 choose [result, temp2] based on latched sign values above
					unsigned result
		_			

FIG. 108A-2

,LPE=1)	comments	 load register array with next value from LFO generator if LFO and voice match 		 load ADD into register to drive LMC 	 load ADDfr into register to drive Signal Path 		 latch sign of operation sign=0 indicates ADD>END 	latch sign of operationsign=0 indicates NADD≥END+1
H=1, $ENPCM=1$,	equation		FC(LF0) = FC+FLF0	$NADD = ADD \pm FC(LFO)$		NADD-END	ADD-END	NADD-END-1
For Boundary mirror mode (ENH=1, ENPCM=1, LPE=1)	Reg. array bus	FLFO	FC	ADD	!	GN3-	-temp1	ļ-
Boundar	do		+ 1⁄8s	+ 34s		+ 34s	+ 34s	+ 34s
For	Result		sign extended FLF0	(result=> temp1)		(result=> temp2)	(result=> temp3)	tетр3
	Clock #	1	2	n		4	5	9

FIG. 108B-1

133/158


, <i>LPE=1</i>)	comments		START = > temp4 START + (NADD- • load ADD + 1 into register if	sign=1 in operation 5 or START	if sign=0, register will drive LMC	 load START into temp4 for 	operation 12	 choose [result, temp2] based on 	latched sign value of operation 6	above	 upper bits truncate to get 32 bit 	unsigned result	 load EADD into Effects buffer 	based on SMSI[0]
IH=1, $ENPCM=1$	equation		START + (NADD-	END-1)										-
For Boundary mirror mode $(ENH=1, ENPCM=1, LPE=1)$	Reg.	array bus	START=> temp4					[result, temp2]					EADD	
Bounda	do		+	34s					-				+	338
For B	Result	snq	result					result					0	
	Clock #		7					8					6	·

FIG. 108B-2

134/158

, LPE=1)	comments	 latch sign of operation sign=0 indicates if EADD > END load EADD into temp2 for operation 11 		 choose [START, result] based on latched sign above upper bits truncate to get 32 bit unsigned result
H=1, $ENPCM=1$,	equation	EADD-END	NEADD + EADD + 1	
For Boundary mirror mode $(ENH=1, ENPCM=1, LPE=1)$	Reg. array bus	-END	temp2=EADD	[temp4=START, result]
. Bounda	do	338	+ 34s	
For	Result	result=EADD, EADD=> temp2		
	Clock #	10	11	12


FIG. 108B-3




App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris

Att'y: Mark Zagorin (512)338-6300

REPLACEMENT SHEET



REPLACEMENT SHEET



138/158

								· · · · · ·	
comments	 start decoding PAN based on OFFEN 	 load register array with next value from LFO generator if LFO voices match 	• add volume LFO variation to VOL	VOL(L) + VLFO- • ROFF output from ROM or ROFF ROFF register array based on OFFEN	 result can not be grater than 32767 or negative 	VOL(L) + VLFO- • LOFF output from ROM or LOFF	• result can not be greater than 32767 or negative	 offset by EVOL or just output EVOL based on SMSI[AEP] 	 result can not be greater than 32767 or negative
equation			VOL(L) + VLFO	4908 107 + 1070 107		1907 1007 + 1007		VOL(L)+VLFO- EVOL	ENOT
Reg. arrav bus	ROFF(PAN)	VLF0	70/	-ROFF		-10FF		[+,-] EVOL	
do			+ 17s	+ 15u		+ 15u		+ 15u	
Result			sign extended VLFO	result=> temp1		temp1		temp1 0	
Clock #	1	2	m	4		5		9	

FIG. 110A

139/158

comments		 enable update of VOL based on 	FR8 or FR64	 shift VOLINC bit field based on 	rate bits	 invert result bus input based on 	DIR	±(VOL±VOLINC) • choose [+END,-START] based	on LPE, BLEN,DIR	 latch sign of operation 	 choose [+,-] and [END, START] 	based on LPE, BLEN and DIR		 choose [result, temp1] on the 	result bus based on latch sign	value above	 upper bits truncate to get 15 bit 	unsigned result	
equation		NOT# NOTINC				,		$\mp (NOL\pm VOLINC)$	±[START,END]		[START,END]	T(T/O/ NOTINC)	±[START,END])						
Reg. array bus	ONITOA	70/						[+END, -START]			[END, START]		•	=70A LX3N	result bus				
do		+	175					+	17s		+	175							
Result bus		[+,-] shifted	NOTINC					/+ - (result=>	temo1)	-	/+,-] result			fresult, temp1]	•				
Clock #	7	. ∞						6)		10			11					12

FIG. 110B




FIG. 111

REPLACEMENT SHEET





FIG. 112

REPLACEMENT SHEET


142/158



1032


FIG. 113

REPLACEMENT SHEET



REPLACEMENT SHEET

144/158



REPLACEMENT SHEET




FIG. 115




FIG. 116A

REPLACEMENT SHEET




FIG. 116B

REPLACEMENT SHEET

App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris Att'y: Mark Zagorin (512)338-6300

					B			·	
+ 8	+ 17s				+ 16s		+ 16s		
A bus	\$2	ADD/SUB result			MULT result	ADD/SUB result	[S1 new=> S reg, S1]		
MULT	·	ADDFR				RVOL	70/7	-	FIG. 117A
× %		* 17S				* 16s	* 16S		
MULT		ADD/SUB result			MULT	ADD/SUB result=> temp1	temp1		
Clock #	1	2	n	4	5	9	2		

149/158

ADD/SUB equation	S2-S1		•	S=S1+ ((S2-S1) • (ADDfr/1024))	·	S St new => St reg		FIG. 117B
MULT equation		(S2-S1) •(ADDfr/1024)			S•2(RV0L/256)-16	S•2(LVOL/256)-16	(a)	FIG.
B bus	-51			ST		0		
			A					


			(a)		
	+ 16s	+ 16s	+ 16s	+ 16s	+ 16s
	$[2 \bullet (\overline{S(z)}), nop]$	[[+,-] ADD/SUB result => S1 reg, nop]	[S2 new => S reg, S2]	$[2 \bullet (\overline{S(z)}), nop]$	[[+,-] ADD/SUB result => ADD LAT reg, nop]
A	EVOL				
	* 16S			,	
	temp1	MULT result=> ROUT	MULT result=> LOUT	MULT result=> EOUT	
	∞	6	10	11	12

151/158

	ADD/SUB equation	$(33+2(\overline{S(z)})) \cdot 2^{\overline{S(y)}}$	$4 \cdot \left(\pm 33 \mp \left(\left(33 + 2\left(\overline{S(z)}\right)\right) \cdot 2^{\overline{S(V)}} \right) \right)$	S2 new => ADD LAT reg	$(33+2(\overline{S(z)})) \cdot 2^{\overline{S(y)}}$	$4 \cdot \left(\pm 33 \mp \left((33 + 2(\overline{S(Z)})) \cdot 2^{\overline{S(V)}}\right)\right)$
B	MULT equation	[33, nop] S•2(EVOL/256)-16				
	B bus	[33, nop]	[[+,-] 33, nop]	0	[33, nop]	[[+,-] 33, nop]
				<u>(3)</u>		

FIG. 117D

REPLACEMENT SHEET



comments			$E.ACC.0 = E.ACC.0 + [EOUT, 0] \cdot EOUT \text{ or } 0 \text{ is added based on } SEASI[0]$	$E.ACC.1 = E.ACC.1 + [EOUT,0] \cdot EOUT $ or 0 is added based on $SEASI[1]$	$E.ACC.2 = E.ACC.2 + [EOUT, 0] \cdot EOUT \text{ or } 0 \text{ is added based on SEASI[2]}$	$E.ACC.3 = E.ACC.3 + [EOUT, 0] \cdot EOUT \text{ or } 0 \text{ is added based on SEASI[3]}$	$E.ACC.4 = E.ACC.4 + [EOUT, 0] \cdot EOUT \text{ or } 0 \text{ is added based on } SEASI[4]$	$E.ACC.5 = E.ACC.5 + [EOUT, 0] \cdot EOUT $ or 0 is added based on $SEASI[5]$	$E.ACC.6 = E.ACC.6 + [EOUT, 0] \bullet EOUT or 0$ is added based on $SEASI[6]$	E.ACC. 7 = E.ACC. 7+[EOUT,0] • EOUT or 0 is added based on SEASI[7]	 if voice is an effects voice output 	appropriate effects accumulator based	on lower 3 bits of voice number	• on 32nd voice output	R and L accummulators	
equation	R.ACC. = R.ACC. + ROUT	L.ACC. = L.ACC. + LOUT	E.ACC.0 = E.ACC.0 + [EOUT,0]	E.ACC.1 = E.ACC.1 + [EOUT,0]	E.ACC.2 = E.ACC.2 + [EOUT,0]	E.ACC.3 = E.ACC.3 + [EOUT,0]	E.ACC.4 = E.ACC.4 + [EOUT,0]	E.ACC.5 = E.ACC.5 + [EOUT,0]	E.ACC.6 = E.ACC.6 + [EOUT.0]	E.ACC.7 = E.ACC.7 + [EOUT,0]						
	ROUT	LOOT	[EOUT,0]	[EOUT,0]	[EOUT,0]	[EOUT,0]	[EOUT,0]	[EOUT,0]	[EOUT,0]	[EOUT,0]						
do	+	+	+	+	+	+	+	+	+	+						
	R.ACC	L.ACC	E.ACC.0	E.ACC.1	E.ACC.2	E.ACC.3	E.ACC.4	E.ACC.5	E.ACC.6	E.ACC.7						
Clock #	1	2	3	4	5	9	7	8	9	10	11					12

FIG. 119

App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris

Att'y: Mark Zagorin (512)338-6300

REPLACEMENT SHEET

SSG	SRG	SAG	SVG
LFSYNC	ona	- Jorta	0.0
0.12. FSYNC			
1. AV(in)	0.12		
2	0,12		
3	1. RD0		
4	2. RD0	0.12	0.12
5	3	0.12	
6	4	1. NFLFO(in)	1 0 AU ((50 (in)
7	5. WR31*	2	2. NVLFO(in)
8	6. WR31*	3. ADD(out) ADDfr(out)0	3
9	7	4	4
10	8	15	5. RVOL(out)0
11	9	6	6. LVOL(out)0
0,12. VN(out)	10	7. START(out)	7. EVOL(out)0
1. AV(in)	11	8	8
2	0.12	9. EADD(out)0	9
3	1. RD1	10	10
4	2. RD1	11	11
	3	0.12	0.12
5 6	4	1. NFLFO(in)	1
7	5 WRO	2	2. NVLFO(in)
8	6 WRO	3. ADD(out) ADDfr(out)1	3
9	7	4	4
10	8	5	5. RVOL(out)1
11	9	6	6. LVOL(out)1
0.12. VN(out)	10	7. START(out)	7. EVOL(out)1

REPLACEMENT SHEET

1. AV(in)	11	8	8
, ,			
2	0.12	9. EADD(out)1	9
3	1. RD2	10	10
4	2. RD2	11	11
5	3	0.12	0.12
5 6	4	1. NFLFO(in)	1
7	5. WR1	2	2. NVLFO(in)
8	6. WR1	3. ADD(out) ADDfr(out)2	3
9	7	4	4
10	8	5	5. RVOL(out)2
11	9	6	6. LVOL(out)2
0.12. VN(out)	10	7. START(out)	7. EVOL(out)2
1. AV(in)	11	8	8
2	0.12	9. EADD(out)2	9
3	1. RD3	10	10
4	2. RD3	11	11
5	3	0.12	0.12
4 5 6	4	1. NFLFO(in)	1
7	5. WR2	2	2. NVLFO(in)
8	6. WR2	3. ADD(out) ADDfr(out)3	3
9	7	4	4
10	8	5	5. RVOL(out)3
11	9	6	6. LVOL(out)3
0.12. VN(out)	10	7. START(out)	7. EVOL(out)3
1. AV(in)	11	8	8
•			

Inv.: David Norris Att'y: Mark Zagorin (512)338-6300

App. No. 09/352,659

CCD	SAC	LMC
SSP	SAC	syn1
		2
		3
		4
		0,e1
		3
		4
		syn1
		2
		3. ADD(in)
		4
0.12		syn1
1		2
2. ADDfr(in)31*		3. [ADD+1(in).
Z. ADDII (III)O I		START(in)]
3		4
4		0,e1
3 4 5		2. S1(out)
6. RVOL(in)31*		3
7. LVOL(in)31*	В	4
S1(in)	Ĭ	
8. EVOL(out)31*	1	syn1
9. ROUT(out)31*	0.12	2. S2(out)
10. LOUT(out)31*	1. ROUT(in)31	3. ADD (in)
S2(in)	1	
11. EOUT(out)31*	2. LOUT(in)31	4
0,12	3. EOUT(in)31	syn1
1	4	2

FIG. 120C

	Tr	3. [ADD+1(in),
2. ADDfr(in)0	5	
		START(in)]
3	6	4
4	7	o,e1
5	8	2. S1(out)
6. RVOL(in)0	9	3
7. LVOL(in)0	10 A	4
S1(in)		
8. EVOL(in)0	11. R&Lacc(out) / EACC(out)31	syn1
9. ROUT(out)0	0.12	2. S2(out)
10. LOUT(out)0 S2(in)	1. ROUT(in)0	3. ADD(in)
11. EOUT(out)0	2. LOUT(in)0	4
0.12	3. EOUT(in)0	syn1
1	4	2
2. ADDfr(in)1	5	3. [ADD+1(in), START(in)]
3	6	4
3 4	7	o,e1
5	8	2. S1(out)
6. RVOL(in)1	9	3
7. LVOL(in)1 S1(in)	10	4
8. EVOL(in)1	11. EACC(out)0	syn1
9. ROUT(out)1	0.12	2. S2(out)
10. LOUT(out)1 S2(in)	1. ROUT(in)1	3. ADD(in)
11. EOUT(out)1	2. LOUT(in)1	4
0,12	3. EOUT(in)1	syn1
1	4	2
2. ADDfr(in)2	5	3. [ADD+1(in), START(in)]

REPLACEMENT SHEET

